fleg
/
OpenRTX
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

stm32h7xx: rcc: set dividers for 200MHz APB bus clock

This commit is contained in:
JKI757 2025-08-18 16:01:08 -04:00 committed by Silvano Seva
parent 40ff9baa47
commit ac04f247b0
1 changed files with 26 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
platform/mcu/STM32H7xx/drivers/rcc.cpp
View File

@ -75,11 +75,11 @@ void startPll()
//Before increasing the fequency set dividers //Before increasing the fequency set dividers
RCC->D1CFGR = RCC_D1CFGR_D1CPRE_DIV1 //CPU clock /1 RCC->D1CFGR = RCC_D1CFGR_D1CPRE_DIV1 //CPU clock /1
| RCC_D1CFGR_D1PPRE_DIV2 //D1 APB3 /2 | RCC_D1CFGR_D1PPRE_DIV1 //D1 APB3 /1
| RCC_D1CFGR_HPRE_DIV2; //D1 AHB /2 | RCC_D1CFGR_HPRE_DIV2; //D1 AHB /2
RCC->D2CFGR = RCC_D2CFGR_D2PPRE2_DIV2 //D2 APB2 /2 RCC->D2CFGR = RCC_D2CFGR_D2PPRE2_DIV1 //D2 APB2 /1
| RCC_D2CFGR_D2PPRE1_DIV2;//D2 APB1 /2 | RCC_D2CFGR_D2PPRE1_DIV1;//D2 APB1 /1
RCC->D3CFGR = RCC_D3CFGR_D3PPRE_DIV2; //D3 APB4 /2 RCC->D3CFGR = RCC_D3CFGR_D3PPRE_DIV1; //D3 APB4 /1
//And increase FLASH wait states //And increase FLASH wait states
FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 //Settings for FLASH freq=200MHz FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 //Settings for FLASH freq=200MHz
@ -100,9 +100,27 @@ void startPll()
uint32_t getBusClock(const uint8_t bus) uint32_t getBusClock(const uint8_t bus)
{ {
if(bus >= PERIPH_BUS_NUM) switch(bus) {
return 0; case PERIPH_BUS_AHB:
return 200000000; // AHB: CPU(400MHz) / HPRE_DIV2 = 200MHz
break;
// All busses run at 200MHz case PERIPH_BUS_APB1:
return 200000000; return 200000000; // APB1: AHB(200MHz) / D2PPRE1_DIV1 = 200MHz
break;
case PERIPH_BUS_APB2:
return 200000000; // APB2: AHB(200MHz) / D2PPRE2_DIV1 = 200MHz
break;
case PERIPH_BUS_APB3:
return 200000000; // APB3: AHB(200MHz) / D1PPRE_DIV1 = 200MHz
break;
case PERIPH_BUS_APB4:
return 200000000; // APB4: AHB(200MHz) / D3PPRE_DIV1 = 200MHz
break;
}
return 0;
} }