fleg
/
OpenRTX
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1,714 Commits 1 Branch 0 Tags 15 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Silvano Seva 54d675155d STM32H7: set up PLL2 to have a 168MHz clock source 2025-03-16 17:53:38 +01:00
Silvano Seva 959e9df457 Added support for STM32H743 MCU 2025-03-16 17:50:19 +01:00