fleg
/
OpenRTX
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1,564 Commits 1 Branch 0 Tags 15 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Silvano Seva ed92d81543 Module17: implemented configurable logic levels for PTT in/out 
See #248
 2024-03-13 08:37:04 +01:00
Silvano Seva c862638fd1 Created calibration data structure for Module17 2023-05-29 22:12:40 +02:00