fleg
/
Arduboy-homemade-package
mirror of https://github.com/MrBlinky/Arduboy-homemade-package.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

I2C fix arduboy lib

This commit is contained in:
Mr.Blinky 2020-04-25 19:42:14 +02:00 committed by GitHub
parent 4c699c5fdb
commit 7228e87278
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
board-package-source/libraries/Arduboy/src/core/core.cpp
View File

@ -295,6 +295,7 @@ void ArduboyCore::i2c_sendByte(uint8_t byte)
" brne 1b \n" // initial set carry will be shifted out after 8 loops setting Z flag " brne 1b \n" // initial set carry will be shifted out after 8 loops setting Z flag
" \n" " \n"
" out %[port],%[sda0] \n" // clear SDA for ACK " out %[port],%[sda0] \n" // clear SDA for ACK
" nop \n" // extra delay
" sbi %[port], %[sclb] \n" // set SCL (extends ACK bit by 1 cycle) " sbi %[port], %[sclb] \n" // set SCL (extends ACK bit by 1 cycle)
" cbi %[port], %[sclb] \n" // clear SCL (extends SCL high by 1 cycle) " cbi %[port], %[sclb] \n" // clear SCL (extends SCL high by 1 cycle)
:[byte] "+r" (byte) :[byte] "+r" (byte)
@ -448,8 +449,8 @@ void ArduboyCore::paintScreen(unsigned char image[])
#if defined (OLED_SSD1306_I2C) #if defined (OLED_SSD1306_I2C)
//bitbanging I2C ~2Mbps (8 cycles per bit / 78 cycles per byte) //bitbanging I2C ~2Mbps (8 cycles per bit / 78 cycles per byte)
asm volatile ( asm volatile (
"1: \n"
" ld r0, %a[ptr]+ \n" // fetch display byte from buffer " ld r0, %a[ptr]+ \n" // fetch display byte from buffer
"1: \n"
" sec \n" // set carry for 8 shift counts " sec \n" // set carry for 8 shift counts
" rol r0 \n" // shift a bit out and count at the same time " rol r0 \n" // shift a bit out and count at the same time
"2: \n" "2: \n"
@ -464,6 +465,7 @@ void ArduboyCore::paintScreen(unsigned char image[])
" \n" " \n"
" out %[port], %[sda0] \n" // clear SDA for ACK " out %[port], %[sda0] \n" // clear SDA for ACK
" subi %A[len], 1 \n" // len-- part1 (moved here for 1 cycle delay) " subi %A[len], 1 \n" // len-- part1 (moved here for 1 cycle delay)
" ld r0, %a[ptr]+ \n" // fetch display byte from buffer (and delay)
" out %[pin], %[scl] \n" // set SCL (2 cycles required) " out %[pin], %[scl] \n" // set SCL (2 cycles required)
" sbci %B[len], 0 \n" // len-- part2 (moved here for 1 cycle delay) " sbci %B[len], 0 \n" // len-- part2 (moved here for 1 cycle delay)
" out %[pin], %[scl] \n" // clear SCL (2 cycles required) " out %[pin], %[scl] \n" // clear SCL (2 cycles required)